Abstract: A 65nm generation logic technology with 1.2nm physical gate oxide, 35nm gate length, enhanced channel strain, NiSi, 8 layers of Cu interconnect, and low-k ILD for dense high performance ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback