Writing test benches in System Verilog can be done the same way as in Verilog, but you don’t get any of the benefits of System Verilog by doing that. System Verilog adds functional coverage—an ...